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This paper summarizes the idea of Subarray-Level Paral-
lelism (SALP) in DRAM, which was published in ISCA 2012 [66],
and examines the work’s signicance and future potential. Mod-
ern DRAMs have multiple banks to serve multiple memory re-
quests in parallel. However, when two requests go to the same
bank, they have to be served serially, exacerbating the high
latency of o-chip memory. Adding more banks to the system
to mitigate this problem incurs high system cost. Our goal in
this work is to achieve the benets of increasing the number
of banks with a low-cost approach. To this end, we propose
three new mechanisms, SALP-1, SALP-2, and MASA (Multitude
of Activated Subarrays), to reduce the serialization of dier-
ent requests that go to the same bank. The key observation
exploited by our mechanisms is that a modern DRAM bank is
implemented as a collection of subarrays that operate largely
independently while sharing few global peripheral structures.
Our three proposed mechanisms mitigate the negative impact
of bank serialization by overlapping dierent components of the
bank access latencies of multiple requests that go to dierent
subarrays within the same bank. SALP-1 requires no changes
to the existing DRAM structure, and needs to only reinterpret
some of the existing DRAM timing parameters. SALP-2 and
MASA require only modest changes (< 0.15% area overhead)
to the DRAM peripheral structures, which are much less design
constrained than the DRAM core. Our evaluations show that
SALP-1, SALP-2 and MASA signicantly improve performance
for both single-core systems (7%/13%/17%) and multi-core sys-
tems (15%/16%/20%), averaged across a wide range of workloads.
We also demonstrate that our mechanisms can be combined
with application-aware memory request scheduling in multi-
core systems to further improve performance and fairness.
Our proposed technique has enabled signicant research in
the use of subarrays for various purposes (e.g., [15,16,21,37,76,78,
84, 87, 128, 129, 130, 135, 156, 159]). SALP has also been described
and evaluated by a recent work by Samsung and Intel [54] as a
promising mechanism to tolerate long write latencies that are a
result of aggressive DRAM technology scaling.
1. Introduction
To be able to serve multiple memory requests in paral-
lel, modern DRAM chips employ multiple banks that can be
accessed independently, providing bank level parallelism. Un-
fortunately, if two memory requests go to the same bank,
they have to be served one after another. This is called a
bank conict. In the worst case, bank conicts may delay a
memory request by hundreds or even thousands of nanosec-
onds [16, 37, 66, 129]. In particular, bank conicts cause three
specic problems that degrade the access latency, bandwidth
utilization, and energy eciency of the main memory sub-
system:
1. Serialization. Bank conicts serialize requests that could
potentially have been served in parallel. Such serialization
exacerbates the already large latency of a memory access,
and may cause processor cores to stall for much longer.
2. Write Recovery. A request scheduled after a write re-
quest to the same bank experiences an extra delay called
the write recovery penalty, which is an additional time re-
quired to safely store new data in the cells. This write
recovery latency further aggravates the impact of serial-
ization.
3. Row Buer Thrashing. Each bank has a row buer that
caches the last accessed row. A request that hits in the row
buer is much cheaper in terms of both latency and energy
than a request that misses in the row buer. However, bank
conicts between requests that access dierent rows lead
to costly row buer misses.
A naive solution to bank conicts is to increase the number
of banks. Unfortunately, as we discuss in Section 1 of our
ISCA 2012 paper [66], simply adding more banks to the mem-
ory subsystem comes at signicantly high costs or reduced
performance regardless of the way it is done: more banks per
chip, more ranks per channel, or more channels.1
The goal in our ISCA 2012 paper [66] is to mitigate such
detrimental eects of bank conicts in a cost-eective manner.
Toward that end, we make two key observations that lead to
our proposed solutions.
Observation 1. A modern DRAM bank is not imple-
mented as a monolithic component equipped with only a
single row buer. Implementing a DRAM bank in such a way
requires very long internal wires (called bitlines) to connect
the row buer to all the rows in the bank, which can sig-
nicantly increase the access latency. Instead, as Figure 1b
shows, a bank consists of multiple subarrays, each with its
own local row buer. Subarrays within a bank share two im-
portant global structures: i) a global row address decoder, and
ii) a global row buer.
1We refer the reader to our prior works [14, 15, 16, 17, 37, 38, 61, 62, 63,
64, 65, 66, 75, 76, 77, 78, 79, 80, 81, 115, 129, 130] for a detailed background on
DRAM.
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Figure 1: DRAM bank organization. Adapted from [66].
Observation 2. The latency of a bank access predomi-
nantly consists of three major components: i) loading a row
into the local row buer (activation), ii) accessing the data
from the local row buer (read or write), and iii) clearing the
local row buer (precharging) [14, 37, 38, 66, 76, 77, 78]. In ex-
isting DRAM banks, all three operations must be completed
for one request before serving another request to a dierent
row, even if the two rows reside in dierent subarrays. How-
ever, this does not need to be the case for two reasons. First,
activation and precharging are mostly local to each subarray,
which enables the opportunity to overlap these operations
when they are to dierent subarrays. Second, if we reduce
the sharing of the global structures among subarrays, we can
parallelize the concurrent activation of dierent subarrays.
Doing so would allow us to exploit the existence of multiple
local row buers across the subarrays, enabling more than
just a single row to be cached for each bank and thereby
increasing the row buer hit rate.
2. Subarray-Level Parallelism
Subarray-Oblivious Baseline. Let us consider the base-
line example shown in Figure 2, which presents a timeline
of four memory requests being served at the same bank in a
subarray-oblivious manner. This example highlights the three
key problems that we discussed in Section 1. First, requests
are completely serialized, even though they are to dierent
subarrays. Second, although the write-recovery penalty is
local to a subarray, it delays a subsequent request to a dier-
ent subarray. Third, a request to one subarray unnecessarily
evicts (i.e., precharges) the other subarray’s local row buer,
which must be reloaded (i.e., activated) when a future request
accesses the evicted row. In this section, we describe how
SALP-1, SALP-2 and MASA can take an advantage of the
DRAM bank organization to enable parallel DRAM opera-
tions in a cost-eective manner.
2.1. SALP-1: Subarray-Level-Parallelism-1
We observe that precharging and activation are mostly
local to a subarray. Based on this observation, we propose
SALP-1, which overlaps the precharging of one subarray
with the activation of another subarray. In contrast, existing
systems always serialize precharging and activation to the
same bank, conservatively provisioning for when they are
to the same subarray. SALP-1 requires no modications to
existing DRAM structure. It only requires reinterpretation
of an existing timing constraint (tRP) and, potentially, the
addition of a new timing constraint (which we describe in
Section 5.1 of our ISCA 2012 paper [66]). Figure 3 (top) shows
the timeline of the same four requests from Figure 2 when we
use SALP-1 instead of our Baseline. As the timeline shows,
overlapping the precharge operation reduces the overall time
needed to complete the four requests.
2.2. SALP-2: Subarray-Level-Parallelism-2
While SALP-1 pipelines the precharging and activation of
dierent subarrays, the relative ordering between the two
commands is still preserved. This is because existing DRAM
banks do not allow two subarrays to be activated at the same
time. As a result, the write-recovery latency of an activated
subarray delays not only a PRECHARGE to itself, but also a
subsequent ACTIVATE to another subarray. Based on the ob-
servation that the write-recovery latency is also local to a
subarray, we propose SALP-2. SALP-2 issues the ACTIVATE
to another subarray before the PRECHARGE to the currently-
activated subarray. As a result, SALP-2 can overlap the write
recovery of the currently-activated subarray with the activa-
tion of another subarray, further reducing the service time
compared to SALP-1 (as shown in the middle timeline of
Figure 3).
However, as highlighted in the gure, SALP-2 requires
two subarrays to remain activated at the same time. This
is not possible in existing DRAM banks as the global row-
address latch, which determines the wordline in the bank
that is raised, is shared by all of the subarrays. Section 5.2 of
our ISCA 2012 paper [66] discusses how to enable SALP-2 by
eliminating this sharing. The key idea is to push the global
address latch to each subarray, thereby creating local address
latches, one per subarray.
2.3. MASA: Multitude of Activated Subarrays
Although SALP-2 allows two subarrays within a bank to be
activated, it requires the controller to precharge one of them
before issuing a column command (e.g., READ) to the bank.
This is because when a bank receives a column command, all
activated subarrays in the bank will connect their local row
buers to the global bitlines. If more than one subarray is
activated, this will result in a short circuit. As a result, SALP-
2 cannot allow multiple subarrays to concurrently remain
activated and serve column commands.
To solve this, we propose MASA, whose key idea is to allow
multiple subarrays to be activated at the same time, while
allowing the memory controller to designate exactly one of
the activated subarrays to drive the global bitlines during
the next column command. MASA has two advantages over
SALP-2. First, MASA overlaps the activation of dierent sub-
arrays within a bank. Just before issuing a column command
to any of the activated subarrays, the memory controller
designates one particular subarray whose row buer should
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Figure 2: Timeline of four requests to two dierent rows in the same bank. Adapted from [66].
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Figure 3: Timeline of four requests to two dierent rows in the same bank but dierent subarrays, using our mechanisms to
exploit subarray-level parallelism. Adapted from [66].
serve the column command. Second, MASA eliminates extra
ACTIVATEs to the same row, thereby mitigating row buer
thrashing. This is because the local row buers of multiple
subarrays can remain activated at the same time without
experiencing collisions on the global bitlines. As a result,
MASA further improves performance compared to SALP-2,
as shown in the bottom timeline of Figure 3.
MASA: Overhead. To designate one of the multiple ac-
tivated subarrays, the controller needs a new command,
SA_SEL (subarray-select). In addition to the changes required
by SALP-2, MASA requires a single-bit latch per subarray to
denote whether a subarray is designated or not. According to
our detailed circuit-level analysis, MASA increases the DRAM
die-size by only 0.15% (due to extra latches) and the static
power consumption by only ∼1% (each additional activated
subarray consumes 0.56mW). Also, the memory controller
needs less than 256 bytes to track the status of subarrays
across all DRAM banks. We discuss a detailed implementa-
tion of MASA, along with its overhead, in Section 5.3 of our
ISCA 2012 paper [66].
3. Experimental Methodology
We evaluate our three mechanisms for subarray-level par-
allelism using Ramulator [62, 124], an open-source cycle-
accurate DRAM simulator that we developed which accu-
rately models DRAM subarrays. We use Ramulator as part of
a cycle-level in-house x86 multi-core simulator, whose front-
end is based on Pin [85]. We calculate DRAM dynamic energy
consumption by associating an energy cost with each DRAM
command, derived using Micron’s DDR3 DRAM tool [93],
Rambus’ DRAM power model [123], and previously published
data [150].
We evaluate SALP-1, SALP-2, and MASA on a wide va-
riety of workloads [39, 41, 89, 146] and system congura-
tions [45, 46, 134, 143]. The results shown in Section 4 are
based on the conservative assumption that a DRAM bank ex-
poses only 8 subarrays to be exploited by our subarray-level
parallelism mechanisms, whereas in practice the number of
subarrays in current DRAM banks is typically much higher
(∼64). Section 9.2 of our ISCA 2012 paper [66] shows that the
performance improvement of our three mechanisms over a
subarray-oblivious baseline increases with a greater number
of subarrays.
For our full methodology, we refer the reader to Section 8
of our ISCA 2012 paper [66].
4. Evaluation
Figure 4 shows the performance improvement of SALP-1,
SALP-2, and MASA on a system with 8 subarrays-per-bank
over a subarray-oblivious baseline. The gure also shows
the performance improvement of an “Ideal” scheme which is
the subarray-oblivious baseline with 8 times as many banks
(this represents a system where all subarrays are fully inde-
pendent). The benchmarks are sorted along the x-axis by
increasing memory intensity. We make two observations
from the gure. First, SALP-1, SALP-2, and MASA consis-
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tently perform better than the baseline for all benchmarks.
On average, they improve the average performance by 6.6%,
13.4%, and 16.7%, respectively. Second, MASA captures most
of the benets of “Ideal,” which improves performance by
19.6% compared to baseline.
The dierence in performance improvement across bench-
marks can be explained by a combination of three factors
related to the benchmarks’ individual memory access behav-
ior. First, subarray-level parallelism in general is most bene-
cial for memory-intensive benchmarks that frequently access
memory (e.g., the benchmarks located towards the right of
Figure 4). By increasing the memory throughput for such
applications, subarray-level parallelism signicantly allevi-
ates their memory bottleneck. The average memory intensity
of the applications that gain >5% performance with SALP-1
is 18.4 MPKI (last-level cache misses per kilo-instruction),
compared to 1.14 MPKI for the other applications.
Second, the advantage of SALP-2 is large for applications
that are write-intensive (i.e., those with the most write misses
per kilo-instruction, or WMPKI). For such applications, SALP-
2 can overlap the long write-recovery latency with the activa-
tion of a subsequent access. In Figure 4, the three applications
that improve more than 38% with SALP-2 are among both
the most memory-intensive (>25 MPKI) and the most write-
intensive (>15 WMPKI).
Third, MASA is benecial for applications that experience
frequent bank conicts. For such applications, MASA paral-
lelizes accesses to dierent subarrays by concurrently acti-
vating multiple subarrays (ACTIVATE) and allowing the appli-
cation to switch between the activated subarrays at low cost
(SA_SEL). Therefore, the subarray-level parallelism oered by
MASA can be gauged by the SA_SEL-to-ACTIVATE ratio. For
the nine applications that benet more than 30% from MASA,
on average, one SA_SEL was issued for every two ACTIVATEs,
compared to one-in-seventeen for all other applications. For a
few benchmarks, MASA performs slightly worse than SALP-2.
This is because the baseline scheduling algorithm used with
MASA tries to overlap as many ACTIVATEs as possible, and in
the process inadvertently delays the column command of the
most critical request. This delay to the most critical request
slightly degrades performance for these benchmarks.2
Energy Eciency. We focus on the energy eciency of
MASA. MASA utilizes multiple local row buers across sub-
arrays and increases the chance that an access will hit in a
local row buer. Specically, MASA increases the row buer
hit rate by an average of 12.8% across 32 benchmarks. A row
buer hit not only has a lower access latency, but also con-
sumes less energy, since it does not require the power-hungry
operations of activation and, to a lesser degree, precharging.
Consequently, MASA reduces the dynamic energy consump-
tion by 18.6% as shown in Figure 5.
2For one benchmark, MASA performs slightly better than “Ideal” due
to interactions with the scheduler.
Our ISCA 2012 paper [66] provides a detailed evaluation
of SALP-1, SALP-2, and MASA, including:
• Sensitivity studies to (1) the number of channels (1–8),
ranks (1–8), banks (8–64), and subarrays per bank (1–128)
in the memory system; (2) the mapping policy (row-/line-
interleaved); and (3) an open-row or closed-policy (Sec-
tions 9.2 and 9.3 of [66]).
• Multi-core results using an application-aware memory
scheduling algorithm, where we show signicant perfor-
mance improvements (Section 9.3 of [66]).
• An analysis of the power and area overhead at both the
DRAM chip and the memory controller (Section 6 of [66]).
5. Related Work
To our knowledge, our ISCA 2012 paper [66] is the rst to
exploit the existence of subarrays within a DRAM bank and
enable their parallel operation in a cost-eective manner. We
propose three schemes that exploit the existence of subarrays
within DRAM banks to mitigate the negative eects of bank
conicts. Related works propose increasing the performance
and energy-eciency of DRAM through approaches such
as DRAM module reorganization, changes to DRAM chip
design, and memory controller optimizations. We briey
discuss these works here.
DRAMModule Reorganization. Several prior works [3,
4, 151, 164] partition a DRAM rank and the DRAM data bus
into multiple rank subsets, each of which can be operated
independently. While these techniques increase parallelism,
they reduce the width of the data bus of each rank subset,
leading to longer latencies to transfer a 64 byte cache line. Fur-
thermore, having many rank subsets requires a correspond-
ingly large number of DRAM chips to compose a DRAM rank,
an assumption that does not hold in mobile DRAM systems
where a rank may consist of as few as two chips [95]. Unlike
these works, our mechanisms increase memory-level par-
allelism [72, 100, 101, 105, 107, 108, 120] without increasing
memory latency or the number of DRAM chips.
Changes to DRAM Design. Cached DRAM organiza-
tions, which have been widely proposed [25, 36, 40, 44, 56,
110, 125, 152, 161], augment DRAM chips with an additional
SRAM cache that can store recently accessed data in order
to reduce memory access latency. However, these propos-
als increase the chip area and design complexity of DRAM
designs. Furthermore, cached DRAM provides parallelism
only when accesses hit in the SRAM cache, while serializing
cache misses that access the same DRAM bank. Our schemes
parallelize DRAM bank accesses while incurring signicantly
lower area and logic complexity.
Fujitsu’s FCRAM [126] and Micron’s RLDRAM [57] pro-
pose to implement shorter local bitlines (i.e., fewer cells per
bitline) that are quickly drivable due to their lower capaci-
tance in order to reduce DRAM latency. However, this signif-
icantly increases the DRAM die size (30-40% for FCRAM, 40-
80% for RLDRAM) because the large area of sense-ampliers
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is amortized over a smaller number of cells. Hybrid memory
systems can reduce the die size overhead by using a small
amount of FCRAM [126] or RLDRAM [57] in conjunction
with conventional DRAM and managing which subset of the
data resides in FCRAM/RLDRAM at any given time to lower
the latency of memory accesses.
A patent by Qimonda [113] proposes the high-level no-
tion of separately addressable sub-banks, but lacks concrete
mechanisms for exploiting the independence between sub-
banks. Yamauchi et al. propose the Hierarchical Multi-Bank
(HMB) [154], which parallelizes accesses to dierent subar-
rays in a ne-grained manner. However, this scheme adds
complex logic to all subarrays.
Udipi et al. [147] propose two techniques (SBA and SSA) to
lower DRAM power. In SBA, global wordlines are segmented
and controlled separately so that tiles in the horizontal direc-
tion are not activated in lockstep, but selectively. However,
this increases DRAM chip area by 12-100% [147]. SSA com-
bines SBA with chip-granularity rank-subsetting to achieve
even higher energy savings. Both SBA and SSA increase
DRAM latency, more signicantly so for SSA (due to rank-
subsetting).
When transitioning from serving a write request to serving
a read request, and vice versa [18, 73, 137], a DRAM chip
experiences bubbles in the data bus, called the bus-turnaround
penalty (tWTR and tRTW). During the bus turnaround penalty,
Chatterjee et al. [18] propose to internally “prefetch” data for
subsequent read requests into extra registers that are added
to the DRAM chip.
Other works propose new DRAM designs that are capa-
ble of reducing memory latency of conventional DRAM [3,
4, 14, 16, 19, 36, 40, 44, 56, 75, 76, 77, 78, 79, 86, 94, 112, 118, 126,
133, 135, 151, 164] as well as non-volatile memory [68, 69, 70,
71, 90, 91, 121, 122, 155]. Previous works on bulk data trans-
fer [13,16,33,34,47,51,53,84,127,129,158,163] and in-memory
computation [1, 2, 5, 9, 11, 12, 23, 26, 27, 28, 29, 30, 32, 35, 42, 43,
55, 60, 67, 88, 114, 116, 117, 119, 128, 130, 131, 132, 136, 144, 157]
can be used improve DRAM bandwidth utilization and lower
the number of costly data movements between CPU cores
and DRAM. All these works can benet from SALP as the
underlying memory substrate.
Memory Controller Optimizations. To reduce bank
conicts and increase row buer locality, Zhang et al. [160]
propose to randomize the bank address of memory requests
by XOR hashing. Sudan et al. [142] propose to improve row
buer locality by placing frequently-referenced data from dif-
ferent rows together in the same row buer. Both proposals
can be combined with our mechanisms to further improve
parallelism and row buer locality.
Prior works propose memory scheduling algorithms for
CPUs (e.g., [24, 31, 48, 58, 59, 64, 65, 72, 73, 74, 82, 96, 97, 98, 99,
106, 107, 111, 137, 138, 139, 140, 141, 153, 162]), GPUs (e.g., [7,
8, 20, 50, 52]), and other systems (e.g., [148, 149, 162]) that
prioritize certain favorable requests in the memory controller
to improve system performance and/or fairness. Subarrays
expose more parallelism to the memory controller, increasing
the controller’s exibility to schedule requests. Our subarray-
level parallelism mechanisms can be combined with many of
these schedulers to provide increased performance benets.
Enabling higher benet from SALP by designing SALP-aware
memory scheduling algorithms is a promising open research
topic.
6. Signicance and Long-Term Impact
We believe SALP will have long-term impact because: i) it
tackles a critical problem, bank conicts and memory paral-
lelism, whose importance will increase in the future; and ii)
the memory substrate it provides can further be leveraged to
enable other novel optimizations in the memory subsystem.
In fact, as Section 6.2 shows, there has been a signicant
amount of work that built upon our ISCA 2012 paper in the
past six years.
6.1. Trends and Opportunities in Favor of SALP
Worsening Bank Conicts. Future many-core systems
with large numbers of cores and accelerators (e.g., bandwidth-
hungry GPUs) will exert increasingly larger amount of pres-
sure on the memory subsystem. On the other hand, naively
adding more DRAM banks is dicult without incurring high
costs, high energy or reduced performance. Therefore, as
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more and more memory requests contend to access a limited
er of banks, bank conicts will occur with increasing like-
lihood and severity. SALP is a cost-eective mechanism to
alleviate the bank conict problem by exploiting the existing
subarrays in DRAM at low cost.
Challenges in DRAM Scaling. DRAM process scaling
is becoming more dicult due to increased manufacturing
complexity/cost and reduced cell reliability [6, 49, 54, 63, 102,
103, 104, 109]. As a result, it is critical to examine alternative
ways of improving memory performance while still main-
taining low cost. SALP is a new cost-eective DRAM design
whose advantages are mostly orthogonal to the advantages of
DRAM process scaling. Therefore, SALP can further improve
the performance and the energy-eciency of future DRAM.
In fact, a recent industry proposal to enhance the DDR stan-
dard incorporates one of our SALP mechanisms [54]. This
work by Samsung and Intel quantitatively shows that SALP is
an eective mechanism to tolerate increasing write latencies
in DRAM, corroborating the results in our ISCA 2012 paper
on SALP-2.
A Building Block for New Optimizations. SALP en-
ables new DRAM optimizations that were not possible be-
fore. We discuss three potential examples. First, exploiting
subarray-level parallelism can potentially mitigate DRAM
unavailability during refresh by parallelizing refreshes in one
subarray with accesses to another subarray within the same
bank. Work by Chang et al. [15], which builds on our ISCA
2012 paper, shows that such parallelization can eliminate
most of the performance overhead of refresh. Second, sub-
arrays provide an additional degree of freedom in mapping
the physical address space onto dierent levels of the DRAM
hierarchy (channels, ranks, banks, subarrays, rows, columns).
Thus, they enable more exibility in performance and energy
optimization via data mapping. Third, DRAM can be divided
among dierent applications (to provide quality-of-service)
at the ner-grained partitions of subarrays that are less vul-
nerable to capacity and bandwidth fragmentation. As we
discuss, some research has explored these approaches (also
see Section 6.2). We expect even more future research will tap
into these and other opportunities that can use our proposed
SALP substrate as a building block for other optimizations.
Widely Applicable Substrate. SALP is a general-
purpose substrate that is also applicable to embedded DRAM
(eDRAM) [10] and 3D die-stacked DRAM (3D-DRAM), both
of which consist of subarrays [75, 83]. For example, eDRAM
is known to be vulnerable to the write-recovery penalty [22],
since it is typically used as the last-level cache and thus
exposed to higher amounts of write trac. SALP can in-
crease the availability of eDRAM by hiding the write-recovery
penalty. In addition, SALP may be applied to future emerging
memory technologies as long as their banks are organized
hierarchically [69, 92], similar to how a DRAM bank consists
of subarrays.
New Research Opportunities. SALP creates new oppor-
tunities for exploiting and enhancing the parallelism and the
locality of the memory subsystem.
• Enhancing Memory-Level Parallelism. To tolerate the long
latency of DRAM, computer architects often design mech-
anisms that perform multiple memory requests in a con-
current manner [72, 100, 101, 105, 107, 108, 120, 145]. Such
eorts may become ineective when requests access the
same DRAM bank and, as a consequence, are not actually
served in parallel [107]. SALP, on the other hand, paral-
lelizes requests to dierent subarrays within the same bank.
In this regard, we believe SALP not only enhances previous
approaches to memory-level parallelism, but also creates
opportunities for developing new techniques that preserve
memory-level parallelism in a subarray-aware manner.
• Enhancing Memory Locality. Memory access patterns that
exhibit high locality benet greatly from a DRAM bank’s
row buer where the last accessed row is cached (4–8kB).
While a DRAM bank has multiple row buers across multi-
ple subarrays, an existing DRAM system exposes only one
row buer at a time in a bank and, as a result, is prone to
row buer thrashing. In contrast, SALP allows a DRAM
bank to utilize multiple row buers concurrently. This
enables the opportunity for new techniques that can take
advantage of the multiple row buers, whether they be
for streaming/strided accesses (demand or prefetch), vector
processing, or GPUs.
6.2. Works Building on SALP
The introduction of the notion of subarrays and their
microarchitecture has enabled the use of the subarrays
in many works. These include RowClone [129], TL-
DRAM [78], DSARP [15], DIVA-DRAM [76], LISA [16],
ChargeCache [37], Multiple Clone Row DRAM [21], Am-
bit [128, 130], ERUCA [87], and other works on improving
DRAM [84, 135, 156, 159]. Some of these works exploit subar-
ray level parallelism, e.g., DSARP [15] reduces the overhead
of a DRAM refresh by decoupling independent subarrays
from the subarray that is being refreshed. This decoupling
allows DRAM to service memory accesses while a subarray
is being refreshed. Others make changes to subarrays to im-
prove an aspect, e.g., TL-DRAM [78] creates two dierent
latency regions in a subarray to improve DRAM latency at
low cost.
7. Conclusion
Our ISCA 2012 paper [66] introduces three new mecha-
nisms that exploit the existence of subarrays within a DRAM
bank to mitigate the performance impact of bank conicts.
Our mechanisms are built on the key observation that subar-
rays within a DRAM bank operate largely independently and
have their own row buers. Hence, the latencies of accesses
to dierent subarrays within the same bank can potentially
be overlapped to a large degree. Our three mechanisms take
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advantage of this fact and progressively increase the inde-
pendence of operation of subarrays by making small modi-
cations to the DRAM chip. Our most sophisticated scheme,
MASA, enables i) multiple subarrays to be accessed in par-
allel, and ii) multiple row buers to remain activated at the
same time in dierent subarrays, thereby improving both
memory-level parallelism and row buer locality. We show
that our schemes signicantly improve system performance
on both single-core and multi-core systems on a variety of
workloads while incurring little (<0.15%) or no area overhead
in the DRAM chip. Our techniques can also improve memory
energy eciency.
We conclude that exploiting subarray-level parallelism in
a DRAM bank can be a promising and cost-eective method
for overcoming the negative eects of DRAM bank conicts,
without paying the large cost of increasing the number of
banks in the DRAM system. Signicant recent work has
built upon our ISCA 2012 paper, and we expect many other
new works can exploit the new substrate we have enabled to
achieve even bigger goals and higher benets.
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